Search for tag: "chip"

35 Media

01:20:33 Prof. Cauwenberghs: Reverse Engineering the… Prof. Cauwenberghs: Reverse Engineering the Cognitive Brain in Silicon and Memristive Neuromorphic System	Prof. Cauwenberghs: Reverse Engineering the Cognitive Brain in Silicon and Memristive Neuromorphic System Prof. Cawenberghs presents neuromorphic cognitive computing systems-on-chip implemented in custom silicon compute-in-memory neural and memristive synaptic crossbar array architectures that combine… neuromorphic neuromorphic computing systems-on-chip energy memory brain computing neurons synapses neuron systems fact level connectivity training crossbar chip process network learning event events array From Luis El Srouji 0 likes 4 plays 0
00:58 First Demonstration of Monolithic Silicon… First Demonstration of Monolithic Silicon Photonic Integrated Circuit 32x32 Thin-CLOS AWGR for All-to-All Interconnections	First Demonstration of Monolithic Silicon Photonic Integrated Circuit 32x32 Thin-CLOS AWGR for All-to-All Interconnections Mingye Fu Abstract We designed, fabricated, and demonstrated the first monolithic silicon photonic Thin-CLOS AWGR. The fabricated Thin-CLOS has 32 ports and four 16-port silicon nitride AWGRs… ecexpo 2022 3d architecture crosstalk loss interconnections thing power scale throughput savings goal flux posting reconfigure works future insertion testing chip process From Philip Young 0 likes 16 plays 0
01:17 A 200-GHz Stacked-FET Power Amplifier with 18.7… A 200-GHz Stacked-FET Power Amplifier with 18.7 dBm Output Power and 4.8% PAE in 45-nm CMOS SOI- Saleh Hasanzade Yamchi	A 200-GHz Stacked-FET Power Amplifier with 18.7 dBm Output Power and 4.8% PAE in 45-nm CMOS SOI- Saleh Hasanzade Yamchi Abstract—We report a fully integrated power amplifier (PA) in 45-nm CMOS SOI. Both stacking and parallel power combining are utilized to achieve 18.7 dBm peak output power. Each PA unit uses… ecexpo 2022 power output peer amplifier gigahertz deficiency dbm ph result measurement micrograph chip combiner loner units transistors stack stage status gain From Philip Young 0 likes 44 plays 0
01:02 A 17 Gb/s 10.7 pJ/b 4FSK Transceiver System for… A 17 Gb/s 10.7 pJ/b 4FSK Transceiver System for Point to Point Communication in 65 nm CMOS - Hamidreza Afzal	A 17 Gb/s 10.7 pJ/b 4FSK Transceiver System for Point to Point Communication in 65 nm CMOS - Hamidreza Afzal Abstract — This paper presents a novel 145-185 GHz transceiver (TRX) with 4 frequency-shift keying (4FSK) modulation. The proposed non-coherent 4FSK design removes the need for separate… ecexpo 2022 frequencies input slide filter pass band signal f3 f2 transmitter transceiver fsk presence measurement micrographs chip cmos nanometer designers bits From Philip Young 0 likes 24 plays 0
08:25 Session5_Panel_Discussion Session5_Panel_Discussion	Session5_Panel_Discussion Session 5: Panel Discussion water issue irrigation question districts cycle varieties lot flood calculator farms ground programs acre incentives scale pressure thousands chip quality From Laura Brandeberry 0 likes 2 plays 0
29:25 ECExpo 2021 Faculty Presentation ECExpo 2021 Faculty Presentation	ECExpo 2021 Faculty Presentation ECE’s research and grant highlights from our internationally recognized faculty including: Prof. Jeremy Munday Prof. Omeed Momeni Prof. Weijian Yang Prof. John Owens Prof. Jerry Woodall Prof.… slide things power imaging aluminum applications interactions chip systems technologies scale engineering speaker energy light faculty level heat 3d pixels From Femi-Jide Akinmoladun 0 likes 16 plays 0
05:45 Silicon Photonic Flex-LIONS for… Silicon Photonic Flex-LIONS for Bandwidth-Reconfigurable All-to-All Optical Interconnects	Silicon Photonic Flex-LIONS for Bandwidth-Reconfigurable All-to-All Optical Interconnects Photonic and Electronic Devices 27 Team Lead: Xian Xiao Advisor: Prof Yoo bandwidth channels reconfiguration chip interconnections input output applications systems interconnects gigabits wavelengths fabrics motivation flux silicon operation error module polarization From Femi-Jide Akinmoladun 0 likes 12 plays 0
03:44 Techniques for Low-Power & Low-Noise… Techniques for Low-Power & Low-Noise Millimeter-Wave Sub-Sampling Phase-Locked Loops	Techniques for Low-Power & Low-Noise Millimeter-Wave Sub-Sampling Phase-Locked Loops Integrated Circuits and Systems 14 Team Lead: Hao Wang Advisor: Prof. Momeni power topology signal frequency block chip wave consumption performance communication art record synthesizer words comparison footprint photo side hand parker From Femi-Jide Akinmoladun 0 likes 10 plays 0
05:21 Design of microwave broadband CMOS transmitter… Design of microwave broadband CMOS transmitter and receiver circuits for MIR and ECEI plasma diagnostics	Design of microwave broadband CMOS transmitter and receiver circuits for MIR and ECEI plasma diagnostics Integrated Circuits and Systems 13 Team Lead: Ying Chen Advisor: Prof. Luhmann receiver frequency plasma chip signals transmitter curves input conversion db amplifier module signal figure therapy gigahertz rf divisor field emission From Femi-Jide Akinmoladun 0 likes 23 plays 0
01:12:14 Meeting-3-11-21: From biology to silicon Meeting-3-11-21: From biology to silicon	Meeting-3-11-21: From biology to silicon A review of basic neurobiology followed by a discussion on the capabilities of IBM's TrueNorth and Intel's Loihi neuromorphic chips. loihi neuromorphic spiking neural network neurobiology truenorth neurons neuron chip memory brain things step sense spike convolution pathway processing computation power thing networks computer question network weights From Luis El Srouji 0 likes 18 plays 0
40:12 First Meeting: Intro to Neuromorphic computing First Meeting: Intro to Neuromorphic computing	First Meeting: Intro to Neuromorphic computing First club meeting; a brief overview of neuromorphic computing in comparison to both biological brains and Von Neumann computers. A short discussion of ABR's Nengo library and Intel's Loihi… loihi nengo neuromorphic spiking neural network neurons neuron network values power memory computer firing rate computing ensemble connections units connection sort things chip learning amount brain From Luis El Srouji 0 likes 34 plays 0
02:00 Student lab tour_FinnoLab Student lab tour_FinnoLab	Student lab tour_FinnoLab Short tour of the Finno Lab lab versus horses undergrads diseases students thing igg mentoring projects couple opportunity nac cetera seq chip attacks rna bioinformatics lot From Anna Dahlgren 1 likes 23 plays 0
15:28 Lab9_Part2 Lab9_Part2	Lab9_Part2 expression segment numbers table truth output circuit bar segments bit n2 term gate values karnaugh 7-segment chip decimal simulation inputs From Hooman Rashtian 0 likes 45 plays 0
01:57 101C: Video 9 Ask Andy 9 - Week 5.MOV 101C: Video 9 Ask Andy 9 - Week 5.MOV	101C: Video 9 Ask Andy 9 - Week 5.MOV chip tip shoe graph plant veins tips paint sucker planet plenty hearings stamps bronchi color habit solve problem end rollover From Christopher Chen 0 likes 57 plays 0
03:53 101C: Video 5 Ask Andy 5 - Week 5 101C: Video 5 Ask Andy 5 - Week 5	101C: Video 5 Ask Andy 5 - Week 5 shoots wind shape growth bottom bit hedging week shoes crop position shifts danger chip flag shoe platinum height hemoglobin truth From Christopher Chen 0 likes 60 plays 0
01:16:20 ECS-122A_Lecture-1_4-3-12 ECS-122A_Lecture-1_4-3-12	ECS-122A_Lecture-1_4-3-12 April 3, 2012 ucd uc davis chip martel ecs 122a algorithm design computer science ecs122a ecs From ATS Video 0 likes 278 plays 0